FAIRCHILD May 1998 SEMICONDUCTOR TM FDC636P P-Channel Logic Level Enhancement Mode Field Effect Transistor **General Description** Features These P-Channel logic level enhancement mode power • -2.8 A, -20 V. $R_{DS(ON)} = 0.130 \Omega$ @ $V_{GS} = -4.5 V$ field effect transistors are produced using Fairchild's $R_{\rm DS(ON)} = 0.180 \ \Omega \ @ V_{\rm GS} = -2.5 \ V.$ proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize ■ SuperSOTTM-6 package design using copper lead frame for on-state resistance. These devices are particularly suited superior thermal and electrical capabilities. for low voltage applications such as cellular phone and High density cell design for extremely low R_{DS(ON)}. notebook computer power management and other battery powered circuits where high-side switching, and low in-line Exceptional on-resistance and maximum DC current power loss are needed in a very small outline surface capability. mount package. SuperSOT[™]-6 SuperSOT[™]-8 SOT-223 SOIC-16 SOT-23 SO-8 6 1 n 2 5 3 4 D pin¹ D SuperSOT[™] -6 **Absolute Maximum Ratings** $T_A = 25^{\circ}C$ unless otherwise noted Symbol Parameter FDC636P Units Drain-Source Voltage -20 V V_{DSS} V_{GSS} Gate-Source Voltage ±8 V I_{D} Drain Current - Continuous (Note 1a) -2.8 А - Pulsed -11 P_{D} Maximum Power Dissipation 1.6 W (Note 1a)

(Note 1b) 0.8 $\mathsf{T}_{\mathsf{J}},\mathsf{T}_{\mathsf{STG}}$ Operating and Storage Temperature Range -55 to 150 °C THERMAL CHARACTERISTICS °C/W Thermal Resistance, Junction-to-Ambient 78 R (Note 1a) 30 °C/W $R_{\theta JC}$ Thermal Resistance, Junction-to-Case (Note 1)

© 1998 Fairchild Semiconductor Corporation

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$	-20			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_{\rm D}$ = -250 µA, Referenced to 25 °C		-22		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 V, V_{GS} = 0 V$			-1	μA
		T __ = 55°C			-10	μA
I _{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 8 V, V_{DS} = 0 V$			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -8 V, V_{DS} = 0 V$			-100	nA
ON CHARA	ACTERISTICS (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=-250\ \mu A$	-0.4	-0.6	-1	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold VoltageTemp.Coefficient	$I_{\rm D}$ = -250 µA, Referenced to 25 °C		2		mV/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{D} = -2.8 \text{ A}$		0.11	0.13	Ω
		T _J = 125°C		0.17	0.21	
		$V_{GS} = -2.5 \text{ V}, I_{D} = -2.2 \text{ A}$		0.146	0.18	
I _{D(on)}	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-11			Α
g _{FS}	Forward Transconductance	$V_{\rm DS} = -5 \text{ V}, \ \text{I}_{\rm D} = -2.8 \text{ A}$		4		S
DYNAMIC (CHARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, \ V_{GS} = 0 \text{ V},$		390		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		170		pF
C _{rss}	Reverse Transfer Capacitance			45		pF
SWITCHING	G CHARACTERISTICS (Note 2)					
t _{D(on)}	Turn - On Delay Time	$V_{DD} = -10 V, I_{D} = -1 A,$		30	48	ns
t,	Turn - On Rise Time	V_{GS} = -4.5 V, R_{GEN} = 6 Ω		26	42	ns
t _{D(off)}	Turn - Off Delay Time			8	16	ns
t _r	Turn - Off Fall Time			15	27	ns
Q _g	Total Gate Charge	$V_{\rm DS} = -5 \text{ V}, \ \text{I}_{\rm D} = -2.8 \text{ A},$		6	8.5	nC
Q _{gs}	Gate-Source Charge	V _{GS} = -4.5 V		0.9		nC
Q_{gd}	Gate-Drain Charge			1		nC
DRAIN-SOL	JRCE DIODE CHARACTERISTICS					
I _s	Continuous Source Diode Current				-1.3	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = -1.3 A$ (Note 2)		-0.77	-1.2	V


Notes:


1. R_{gJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{gJA} is guaranteed by design while R_{gAA} is determined by the user's board design.

a. 78°C/W when mounted on a 1 in² pad of 2oz Cu on FR-4 board.

b. 156°C/W when mounted on a minimum pad of 2oz Cu on FR-4 board.

2. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2.0%.





FDC636P Rev.B

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.	
	In Design First Production Full Production	